赛灵思
直播中

肖锋

7年用户 168经验值
私信 关注
[问答]

可以使用Microblaze验证自定义IP吗

嗨,
我正在使用Kintex KC705评估板和Vivado 2016.3
我有一个设计(DUT)需要针对所有各种输入组合进行广泛测试,因为它目前有大约150个输入和大约80个输出。
我计划将设计打包为Vivado中的自定义IP,并使用Microblaze启动测试过程,将存储在BRAM中的值(输入)读取到DUT,并将来自DUT的输出值存储到另一个BRAM,并使用
预期产值。
我想知道这是否可行,或者是否有其他更简单的方法来完成此测试过程。
任何帮助将不胜感激,谢谢。

以上来自于谷歌翻译


以下为原文

Hi,

I am using Kintex KC705 eval board with Vivado 2016.3

I have a design(DUT) which needs to be tested extensively for all the various combinations of inputs as it has currently around 150 inputs and around 80 outputs.

I was planning to package the design as a custom IP in Vivado and use Microblaze to initiate the testing process to read values (input) stored in  BRAM to the DUT and store the output values from the DUT to an another BRAM and verify this value with the anticipated output values.

I would like to know if this is feasible, or if there is other simpler ways of accomplishing this testing process.

Any help would be greatly appreciated, Thanks.

回帖(1)

周志光

2018-11-5 11:45:59
这是可行的。
您还可以创建可合成矢量生成器,可合成捕获,并使用VLA捕获矢量,VIO启动/停止测试。
***我们中的许多人都是FPGA爱好者,而不是Xilinx员工。
如果您获得帮助并给予荣誉(明星),您将来可能会继续获得帮助。
如果您有解决方案,请将其标记为解决方案。***

以上来自于谷歌翻译


以下为原文

It is feasible.  You could also create synthesizable vector generator, synthesizable capture, and use VLA to capture vectors, VIO to start/stop test.
***Many of us who help you are just FPGA enthusiasts, and not Xilinx employees.  If you receive help, and give kudos (star), you're likely to continue receiving help in the future.  If you get a solution, please mark it as a solution.***
举报

更多回帖

发帖
×
20
完善资料,
赚取积分