赛灵思
直播中

刘德凤

8年用户 186经验值
私信 关注
[问答]

如何处理“map.ncd缺失”的错误

我认为问题“map.ncd缺失”导致我的项目中出现以下错误:
错误:包装:198  - 未生成NCD。
所有逻辑都从设计中删除。
这通常是由于设计中没有输入或输出PAD连接,并且没有标记为“SAVE”的网络或符号。
您可以将PAD或“SAVE”属性添加到设计中,也可以运行“map -u”以禁用映射器中的逻辑修剪。
有关修剪问题的更多信息,请在Xilinx Answers数据库中搜索“ERROR:Pack:198”并阅读MAP修正问题的主答复记录。
有人告诉我如何处理它?

以上来自于谷歌翻译


以下为原文

i think the problem "map.ncd is missing"   lead to error below in my project:

ERROR:Pack:198 - NCD was not produced.  All logic was removed from the design.
   This is usually due to having no input or output PAD connections in the
   design and no nets or symbols marked as 'SAVE'.  You can either add pads or
   'SAVE' attributes to the design, or run 'map -u' to disable logic trimming in
   the mapper.  For more information on trimming issues search the Xilinx
   Answers database for "ERROR:Pack:198" and read the Master Answer Record for
   MAP Trimming Issues.

have someone tell me how to deal with it?

回帖(3)

姚庭芳

2019-7-19 11:45:52
嗨,
您是否在综合设置中选中了“添加IO缓冲区”选项?
谢谢,
维奈
--------------------------------------------------
------------------------------------------您是否尝试在Google中输入问题?

如果没有,你应该在发布之前。
此外,MARK这是一个答案,以防它有助于解决您的查询/问题。给予帮助您找到解决方案的帖子。

以上来自于谷歌翻译


以下为原文

Hi,
 
Did you check "add IO buffers" option in Synthesis settings?
 
Thanks,
Vinay
--------------------------------------------------------------------------------------------
Have you tried typing your question in Google? If not you should before posting. Also, MARK this is as an answer in case it helped resolve your query/issue.Give kudos to the post that helped you to find the solution.
举报

张晶晶

2019-7-19 11:56:21
你好,
错误消息清楚地表明,在实现时它删除/修剪了所有逻辑。
这就是为什么没有生成map.ncd的原因。
请查看综合和实施报告,了解工具为什么要修剪所有逻辑。
此外,只有当没有正确的连接,输出没有驱动任何东西或者没有逻辑电平变化(即常数1或常数0)时,工具才会修剪所有逻辑。
请重新检查您的设计。
谢谢,
佳日

以上来自于谷歌翻译


以下为原文

Hello,
 
Error message clearly state that while implementation it removed/trimmed all logic. That's why there is no map.ncd generated.
 
Please check the synthesis and Implementation report to know why tool is trimming all logics.
 
Also tool trimmes all logic only when there is no proper connectivity, output is not driving anything or there is no logic level change (i.e. constant 1 or constant 0).
 
Please re-check your design.
 
Thanks,
Yash
举报

韩志保

2019-7-19 12:09:44
您好,您也可以查看下面的AR以调试此修剪行为.http://www.xilinx.com/support/answers/23990.html
问候,阿希什-----------------------------------------------
-  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  -  - -请注意-
如果提供的信息有用,请将答案标记为“接受为解决方案”。给予您认为有用且回复的帖子。感谢Kudos .--------------------
--------------------------------------------------
------------------------

以上来自于谷歌翻译


以下为原文

Hello,

You can also check below AR for debugging this trimming behavior.
http://www.xilinx.com/support/answers/23990.htmlRegards,
Ashish
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
举报

更多回帖

发帖
×
20
完善资料,
赚取积分