可以复用3个时钟吗？

嗨，是的，您可以使用两个BUFGMUX来复用三个时钟。假设clk1，clk2和clk3是PLL的输出。请按照以下步骤复用3个clock-1。
将clk1和clk2驱动到BUFGMUX1。
假设BUFGMUX的输出是clkout1.2。
使用clk3和clkout1驱动BUFGMUX2。
请确保您使用的BUFGMUX彼此相邻以避免放置问题。请参阅http://forums.xilinx.com/t5/Virtex-Family-FPGAs/3-Input-clock-mux-using-Virtex-
5 / td-p / 67767以及。克里希纳
--------------------------------------------------
---------------------------------------------请将帖子标记为
如果提供的信息能够回答您的问题/解决您的问题，请“接受为解决方案”。给予您认为有用的帖子。
在原帖中查看解决方案



以下为原文

Hi,

Yes, you can use two BUFGMUXs to mux three clocks.

Assume that clk1,clk2 and clk3 are outputs of your PLL.Please follow the below steps to mux 3 clocks-

1. Drive clk1 and clk2 to BUFGMUX1. Say that the output of BUFGMUX is clkout1.

2. Drive BUFGMUX2 with clk3 and clkout1.

Please make sure that the BUFGMUX you use are adjacent to each other to avoid placement issues.

Refer to http://forums.xilinx.com/t5/Virtex-Family-FPGAs/3-Input-clock-mux-using-Virtex-5/td-p/67767 as well.

Regards,
Krishna
-----------------------------------------------------------------------------------------------
Please mark the post as "Accept as solution" if the information provided answers your query/resolves your issue.

Give Kudos to a post which you think is helpful.View solution in original post

嗨，是的，您可以使用两个BUFGMUX来复用三个时钟。假设clk1，clk2和clk3是PLL的输出。请按照以下步骤复用3个clock-1。
将clk1和clk2驱动到BUFGMUX1。
假设BUFGMUX的输出是clkout1.2。
使用clk3和clkout1驱动BUFGMUX2。
请确保您使用的BUFGMUX彼此相邻以避免放置问题。请参阅http://forums.xilinx.com/t5/Virtex-Family-FPGAs/3-Input-clock-mux-using-Virtex-
5 / td-p / 67767以及。克里希纳
--------------------------------------------------
---------------------------------------------请将帖子标记为
如果提供的信息能够回答您的问题/解决您的问题，请“接受为解决方案”。给予您认为有用的帖子。



以下为原文

Hi,

Yes, you can use two BUFGMUXs to mux three clocks.

Assume that clk1,clk2 and clk3 are outputs of your PLL.Please follow the below steps to mux 3 clocks-

1. Drive clk1 and clk2 to BUFGMUX1. Say that the output of BUFGMUX is clkout1.

2. Drive BUFGMUX2 with clk3 and clkout1.

Please make sure that the BUFGMUX you use are adjacent to each other to avoid placement issues.

Refer to http://forums.xilinx.com/t5/Virtex-Family-FPGAs/3-Input-clock-mux-using-Virtex-5/td-p/67767 as well.

Regards,
Krishna
-----------------------------------------------------------------------------------------------
Please mark the post as "Accept as solution" if the information provided answers your query/resolves your issue.

Give Kudos to a post which you think is helpful.

谢谢，会试一试。



以下为原文

Thanks, will give a try.

是的，是可以的。