完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
电子发烧友论坛|
|
|
相关推荐
2个回答
|
|
|
你好@ caikankan2006,
如果这与IP Core许可证有关,那么这取决于您的设计中此IP Core的版本以及此许可证文件的版本限制。 请注意,IP版本限制基于IP Core第一次发布,因此它与软件版本限制不同。 因此,如果您在最新的Vivado版本中开始新设计并将此10g mac IP Core(此IP核的最新版本)添加到您的设计中,那么答案是否定的,这个旧的IP核许可证将不起作用 在这种情况下,您需要获取更新的许可证文件。 有关版本限制的更多信息,请参阅本答复记录:https://www.xilinx.com/support/answers/33770.html 此外,请注意,为了完成Vivado的整个流程(例如综合,实现,比特流生成),您还需要拥有有效的Vivado软件许可证文件(除非您的目标是支持WebPACK的设备之一) 在您的设计中,不需要额外的Vivado软件许可)。 因此,您可以打开Vivado并在IP目录下,如果找到所需的IP Core,则可以右键单击此核心并执行“查看许可证状态”。 然后,您可以在此处查看所需的此特定核心的IP核许可证的最低版本限制。 如果lic文件中的限制版本(可以在许可证文件的INCREMENT行中找到)早于IP Core的最低要求版本限制,则此许可证在这种情况下将不起作用。 仅供参考 - 请注意,您的设计仅用于测试目的,您可以获得此特定IP内核的免费完整硬件评估许可证(来自www.xilinx.com/getlicenses)(在“评估和免费许可”部分下)。 仅供参考 - LogiCORE IP核完整系统硬件评估许可证使您能够贯穿整个设计流程,包括实施,模拟和比特流生成。 但是,生成的比特流包含的电路在核心的典型时钟速率下,在两小时的运行时间内禁用设计。 运营期的实际持续时间因核心而异。 要重新启动设备,必须重新加载比特流(重置或重新编程设备)。 亲切的问候,Anatoli Curran,Xilinx技术支持----------------------------------------- --------------------------------不要忘记回复,工作,并接受解决方案.---- -------------------------------------------------- ------------------- 以上来自于谷歌翻译 以下为原文 Hello @caikankan2006, If this is in relation to the IP Core license, then this is all depending on the version of this IP Core in your design and the version limit of this license file. Please note that IP version limit is based on the first time the IP Core was released, so it is different to the software version limit. Therefore, if you are starting a new design in the latest Vivado release and have this 10g mac IP Core (the newest version of this IP Core) added to your design,then the answer is NO, this older IP core license won't work in this case and you'd need to obtain an updated license file for this. More info regarding version limit can be found in this Answer Record: https://www.xilinx.com/support/answers/33770.html Also, please note that in order to go through the entire flow in Vivado (such as Synthesis, Implementation, bitstream generation), you'd also need to have a valid Vivado software license file (unless you are targeting one of the WebPACK supported devices in your design, for which no additional Vivado software license is needed). Therefore, you can open Vivado and under the IP Catalog, if you find the required IP Core, you can right-click on this core and do "View License Status". Here you can then see what's the minimum version limit of the IP Core license for this particular core you need. If the limit version in the lic file (can be found in the INCREMENT line of your license file) is older than the minimum required version limit of the IP Core, then this license won't work in this case. FYI - please note that your design is for the testing purposes only, you can obtain a free full Hardware Evaluation license for this particular IP Core (from www.xilinx.com/getlicenses (under "Evaluation and No Charge Licensing section). FYI - A LogiCORE IP Core Full System Hardware Evaluation license enables you to run through the entire design flow, including implementation, simulation, and bitstream generation. However, the generated bitstream contains circuitry that disables the design after two to eight hours of operation at the typical clock rate for the core. The actual duration of the operational period varies on a core-by-core basis. To start the device working again, you must reload the bitstream (reset or reprogram the device). Kind Regards, Anatoli Curran, Xilinx Technical Support ------------------------------------------------------------------------- Don’t forget to reply, kudo, and accept as solution. ------------------------------------------------------------------------- |
|
|
|
|
|
你好@caikankan2006,
这个主题仍然是开放的,等着你。 如果您的问题已得到解答和/或您的问题已得到解决,请将已解决的问题标记为已接受的解决方案(有关详细信息,请访问此处:https://forums.xilinx.com/t5/help/faqpage/faq-category -id /解决方案#)。 这样,主题即可完成。 如果没有解决/回答,请回复主题。 提前谢谢,祝你有个美好的一天。 亲切的问候,Anatoli Curran,Xilinx技术支持----------------------------------------- --------------------------------不要忘记回复,工作,并接受解决方案.---- -------------------------------------------------- ------------------- 以上来自于谷歌翻译 以下为原文 Hello @caikankan2006, This topic is still open and is waiting for you. If your question is answered and/or your issue is solved, please mark a response that resolved your issue, as Accepted Solution (more info on this can be found here: https://forums.xilinx.com/t5/help/faqpage/faq-category-id/solutions#solutions). This way, the topic can be completed then. If this is not solved/answered, please reply in the thread. Thanks in advance and have a great day. Kind Regards, Anatoli Curran, Xilinx Technical Support ------------------------------------------------------------------------- Don’t forget to reply, kudo, and accept as solution. ------------------------------------------------------------------------- |
|
|
|
|
只有小组成员才能发言,加入小组>>
3118 浏览 7 评论
3407 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2874 浏览 9 评论
3966 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
3057 浏览 15 评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
1325浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
1167浏览 1评论
/9
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2025-12-2 07:58 , Processed in 0.768532 second(s), Total 75, Slave 58 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191

淘帖
6675
