完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
电子发烧友论坛|
大家好,
我尝试学习Planahead,我目前正在研究位于Planahead教程项目文件夹中的bft_core项目。 当我检查RTL原理图时,我可以看到一些多路复用器,我可以很容易地发现它们的选择信号。 我想直接从Planahead生成的实现文件中找到相同的信号,而不是先从RTL中找到它们。 这是可能的,如果是的话怎么样? 在实现级别中,所有互斥锁都被LUT替换,因此很难找到选择信号。 非常感谢你的帮助! 以上来自于谷歌翻译 以下为原文 Hello everyone, I try to learn Planahead and I am currently working on the bft_core project which is in the tutorial projects folder of Planahead. When I examine the RTL schematic, I can see some multiplexers and I can easily spot their select signals. I want to find the same signals right from the implementation files that are generated by Planahead without finding them from the RTL first. Is that possible and if yes how? In implementation level all mutexes are replaced by LUTs so it's difficult to find the select signals. Thank you so much for your help! |
|
相关推荐
5个回答
|
|
|
嗨,您是否尝试打开实施的设计并搜索信号?问候,Achutha
-------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- -------------- 以上来自于谷歌翻译 以下为原文 Hi, Did you try opening the implemented design and search for the signal ? Regards, Achutha--------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------- |
|
|
|
|
|
感谢您的回复。
也许我不够清楚。 我会尝试解释我的目标。 我想找到所有激活和控制电路中所有路径的信号。 我无法从.edf和.twr文件中做到这一点。 所以,我认为最好“升级”到RTL级别并检查mutux的选择信号。 有没有办法从实现文件中找到路径的所有控制信号? 以上来自于谷歌翻译 以下为原文 Thanks for your reply. Maybe I wasn't clear enough. I will try to explain my goal. I want to find all signals that activate and control all the paths in a circuit. I could'n do it from the .edf and .twr files. So, I thought that it might be better to go "up" to the RTL level and check the select signals of the mutuxes. Is there a way to find all control signals of paths right from implementation files? |
|
|
|
|
|
嗨,异步控制信号的详细信息在XST综合报告的“异步控制信号信息”部分中列出。有关其他详细信息,您可以查看RTL或打开合成设计并跟踪控制信号.Regards,Achutha
-------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- -------------- 以上来自于谷歌翻译 以下为原文 Hi, The details of Asynchronous control signals is listed in the XST synthesis report under the section "Asynchronous Control Signal Information. For other details you may either have look at the RTL or open the synthesized design and trace the control signals. Regards, Achutha--------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------- |
|
|
|
|
|
非常感谢您的回复。
不幸的是,你提到的部分说“在这个设计中找不到异步控制信号”,所以我需要一些帮助。 在planahead的教程文件夹中,我在bft_core项目上工作。 当我打开RTL设计时,我看到很多多路复用器,我发现了6个不同的选择信号(wbDataForInputReg,loadState,reset,egressFifoEmpty,GND_6_o_demuxState_equal_37_o,GND_6_o_fifoselect [7] _equal_26_o)。 我想在实现设计中发现这些特定的选择信号(它们可能已重命名,因为所有多路复用器已被LUT替换,但我找不到匹配项)。 是否可以在“较低”级别跟踪这些信号? 我感谢您的帮助。 以上来自于谷歌翻译 以下为原文 Thank you very much for your reply. Unfortunately, the section you mentioned says "No asynchronous control signals found in this design", so I need some more help. In the tutorial folder of planahead I work on bft_core project. When I open the RTL design, I see many multiplexers and I have found 6 distinct select signals (wbDataForInputReg, loadState, reset, egressFifoEmpty, GND_6_o_demuxState_equal_37_o, GND_6_o_fifoselect[7]_equal_26_o). I want to spot these specific select signals in the implementation design (they are probably renamed because all multiplexers have been replaced by LUTs but I can't find the matches). Is it possible to follow those signals in the "lower" levels? I appreciate your help. |
|
|
|
|
|
嗨,发现这些信号的目的是什么?如果你想保留信号名称,试着在信号上有keep属性.Regards,Achutha
-------------------------------------------------- -------------------------------------------请注意 - 请标记答案 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢Kudos .------------------------ -------------------------------------------------- -------------- 以上来自于谷歌翻译 以下为原文 Hi, What is the purpose of findings these signals ? If you wish to retain the signal names try to have the keep attribute on the signals. Regards, Achutha--------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------- |
|
|
|
|
只有小组成员才能发言,加入小组>>
3118 浏览 7 评论
3407 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2874 浏览 9 评论
3966 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
3057 浏览 15 评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
1325浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
1167浏览 1评论
/9
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2025-12-2 15:38 , Processed in 0.779644 second(s), Total 80, Slave 63 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191

淘帖
4875
