Viterbi Decoder 7.0和8.0许可证失败

你好
我们已经看到系统生成器没有正确检测维特比解码器许可证的问题。
您正在使用的ISE版本是什么。
ISE14.3应与viterbi Decoder 7.0配合使用
还要检查核心生成器或xinfo文件中的许可证状态，检查此核心的许可证是否正确选择。
问候，萨蒂什-----------------------------------------------
--- --------------------------------------------请注意
- 如果提供的信息有用，请将答案标记为“接受为解决方案”。给予您认为有用的帖子。感谢.--
---------------------------- ---------------------
----------------------



以下为原文

Hi
 
We have seen issues with System generator not detecting the viterbi Decoder licenses properly.
 
What is the ISE version you are using.
 
ISE14.3 should work with viterbi Decoder 7.0
 
Also check if the license for this core is picking correctly by checking the license status in the core generator or xinfo file.
Regards,

Satish

--------------------------------------------------​--------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
--------------------------------------------------​-------------------------------------------

你好，谢谢你的回复。
我刚刚安装了ISE。
但是，我的窗口告诉我它是Xilinx ISE Design Suite 13.4。
我的“管理Xilinx许可证”标签显示“viterbi_v4_0”。任何建议？谢谢



以下为原文

Hi,

Thanks for your reply.  I just installed ISE recently. But, my window tells me it is Xilinx ISE Design Suite 13.4. My “Manage Xilinx Licenses” tag shows “viterbi_v4_0”.

Any suggestion?

Thanks

你好
你可以发布你的xinfo文件和维特比解码器许可证文件。
问候，萨蒂什-----------------------------------------------
--- --------------------------------------------请注意
- 如果提供的信息有用，请将答案标记为“接受为解决方案”。给予您认为有用的帖子。感谢.--
---------------------------- ---------------------
----------------------



以下为原文

Hi
 
Can you post your xinfo file and the viterbi decoder license file.
Regards,

Satish

--------------------------------------------------​--------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
--------------------------------------------------​-------------------------------------------

嗨，
你有解决过的错误吗？
如果有任何解决方法，请告知。
我也在处理类似的错误。
提前致谢 ！！！
问候，
Hardik Purohit
yenigal写道：
你好
你可以发布你的xinfo文件和维特比解码器许可证文件。



以下为原文

Hi,
 
Did you gor solution of subjected error ?
 
Please advise if any workaround is available. I am also dealing with similar error.
 
Thanks in advance !!!
 
 
Regards,
Hardik Purohit

yenigal wrote:
Hi
 
Can you post your xinfo file and the viterbi decoder license file.

 
 

喜...
你解决了这个问题，因为我遇到了与维特比解码器7.0和8.0版本相同的问题。
亲切的我在哪里z问题..



以下为原文

hi...
Did you solve that problem because i m getting same problem with viterbi decoder 7.0 and 8.0 version. 
Kindly intimate me where z the problem..

Hellosushma @ 22，
您是否真的拥有此IP核的硬件_评估或购买许可？
如果没有，您可以从www.xilinx.com/getlicenses获取此Viterbi解码器核心的硬件评估许可证。
*任何IP内核的硬件评估许可证都允许您在设计中参数化，生成和实例化这些内核。
您还可以执行功能和时序仿真，并生成可用于在硬件中下载和配置设计的比特流。
IP核将在编程设备中完全正常运行一段时间。
在此之后，IP将“超时”（停止运行），您将需要再次下载和配置FPGA。
如果您有任何疑问，请告诉我。
亲切的问候，
阿纳托利
亲切的问候，Anatoli Curran，Xilinx技术支持-----------------------------------------
--------------------------------不要忘记回复，工作，并接受解决方案.----
--------------------------------------------------
-------------------



以下为原文

Hello sushma@22,
 
Do you actually have a Hardware_Evaluation or Bought license for this IP Core?
If not, you can obtain a Hardware Evaluation license for this Viterbi Decoder Core from www.xilinx.com/getlicenses.
 
* A Hardware Evaluation license for any of the IP cores will enable you to parameterize, generate and instantiate these cores in your design. You will also be able to perform functional and timing simulation and generate a bitstream that you can use to download and configure your design in hardware.
The IP cores will be fully functional in the programmed device for certain amount of time. After this time, the IP will "time out" (cease to function) and you will need to download and configure the FPGA again.
 
If you have any questions, please let me know.
 
Kind Regards,
Anatoli
Kind Regards,
Anatoli Curran,
Xilinx Technical Support
-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

你好
得到黑盒子的问题..最初我在ISE webpack中写了一个带有四个子.vhd文件的vhdl代码。那个代码加载到黑盒子里，显示NAN输出甚至黑盒属性被修改成ISE模拟器..有任何
加载所有这些文件的其他程序..请回复此邮件ID koyeladasushma@gmail.com ..我正在研究系统生成器，但只是我在学习阶段，所以请尽快回复我。



以下为原文

Hi
Getting problem with black box block.. Initially I wrote a vhdl code with four sub .vhd files in ISE webpack.. That code is loaded into black box, showing NAN output even black box property is modified into ISE simulator.. There is any other procedure to load all those files.. Kindly give reply this mail id koyeladasushma@gmail.com.. I am working on system generator, but just i am in a learning stage so kindly reply me as soon as possible.